DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

Z86C92 查看數據表(PDF) - Zilog

零件编号
产品描述 (功能)
生产厂家
Z86C92
Zilog
Zilog 
Z86C92 Datasheet PDF : 71 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Z86C72/C92/L72/L92
IR Microcontroller
GENERAL DESCRIPTION (Continued)
access to register mapped peripherals, I/O circuits, and
powerful counter/timer circuitry. The Z86C72/C92/L72/L92
offers a flexible I/O scheme, an efficient register and ad-
dress space structure, and a number of ancillary features
that are useful in many consumer, automotive, computer
peripheral, and battery operated hand-held applications.
Many applications demand powerful I/O capabilities. The
Z86LX2/CX2 family fulfills this with three package options
in which the L72 version provides 31 pins of dedicated in-
put and output. These lines are grouped into four ports.
Each port consists of eight lines (Port 3 has seven lines)
and is configurable under software control to provide tim-
ing, status signals, parallel I/O with or without handshake,
and an address/data bus for interfacing external memory.
There are five basic address spaces available to support a
wide range of configurations: Program Memory, Register
Zilog
File, Expanded Register File, Extended Data RAM and Ex-
ternal Memory. The register file is composed of 256 bytes
of RAM. It includes four I/O port registers, 16 control and
status registers and the rest are General-Purpose regis-
ters. The Extended Data RAM adds 512 bytes of usable
general-purpose registers. The Expanded Register FIle
consists of two additional register groups (F and D).
To unburden the program from coping with such real-time
problems as generating complex waveforms or receiving
and demodulating complex waveform/pulses, the
Z86LX2/CX2 family offers a new intelligent counter/timer
architecture with 8-bit and 16-bit counter/timers (Figure 1).
Also included are a large number of user-selectable
modes, and two on-board comparators to process analog
signals with separate reference voltages (Figure 2).
HI16
8
LO16
8
1 24 8
SCLK Clock
Divider
Input Glitch
Filter
Edge
Detect
Circuit
16-Bit
T16
8
TC16H
16
8
TC16L
HI8
8
LO8
8
8-Bit
T8
8
TC8H
8
TC8L
And/Or
Logic
Figure 1. Counter/Timer Block Diagram
Timer 16
Timer 8/16
Timer 8
6-2
PRELIMINARY
DS97LVO0900

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]