Nexperia
74HC00-Q100; 74HCT00-Q100
Quad 2-input NAND gate
12. Package outline
62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627
'
\
=
SLQLQGH[
H
(
$
;
F
+(
Y 0 $
$
$
ES
Z 0
4
$ $
ș
/S
/
GHWDLO;
PP
VFDOH
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F ' ( H
+(
/
/S
4
Y
Z
\ = ș
PP
R
LQFKHV
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
,(&
(
5()(5(1&(6
-('(&
-(,7$
06
(8523($1
352-(&7,21
,668('$7(
Fig 8. Package outline SOT108-1 (SO14)
74HC_HCT00_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 24 November 2015
© Nexperia B.V. 2017. All rights reserved
9 of 15