Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits
English
한국어
日本語
русский
简体中文
español
零件编号
产品描述 (功能)
1517-40C 查看數據表(PDF) - Unspecified
零件编号
产品描述 (功能)
生产厂家
1517-40C
5-TAP DIP DELAY LINE
Unspecified
1517-40C Datasheet PDF : 2 Pages
1
2
1517
14 13 12 11 10 9 8
Lead Material:
Nickel-Iron alloy 42
TIN PLATE
1234567
.780 MAX.
.280
MAX.
See
Table
.018
TYP.
.600
±
.010
6 Equal spaces
each .100
±
.010
Non-Accumulative
.015 TYP.
.070 MAX.
.010
±
.002
.350
MAX.
Package Dimensions
PASSIVE DELAY LINE TEST SPECIFICATIONS
TEST CONDITIONS
INPUT:
Ambient Temperature:
Input Pulse:
Source Impedance:
Rise/Fall Time:
Pulse Width
Period
Pulse Width
Period
(T
D
<= 75ns):
(T
D
<= 75ns):
(T
D
> 75ns):
(T
D
> 75ns):
25
o
C
±
3
o
C
High = 3.0V typical
Low = 0.0V typical
50
Ω
Max.
3.0 ns Max. (measured
at 10% and 90% levels)
PW
IN
= 100ns
PER
IN
= 1000ns
PW
IN
= 2 x T
D
PER
IN
= 10 x T
D
OUTPUT:
R
load
:
C
load
:
Threshold:
10M
Ω
10pf
50% (Rising & Falling)
NOTE:
The above conditions are for test only and do not in any way restrict the operation of the device.
INPUT
SIGNAL
OUTPUT
SIGNAL
T
RISE
PW
IN
PER
IN
T
FALL
90%
V
IH
90%
50%
10%
50%
10%
V
IL
D
RISE
T
RISE
D
FALL
90%
50%
10%
V
OH
90%
50%
10%
Timing Diagram For Testing
T
FALL
V
OL
PULSE
GENERATOR
OUT
TRIG
R
IN
50
Ω
IN
T1
T2
DEVICE UNDER T3
TEST (DUT)
T4
T5
IN
TRIG
OSCILLOSCOP
R
IN
= R
OUT
= Z
LINE
R
OUT
Test Setup
Doc #01007
DATA DELAY DEVICES, INC.
2
10/30/01
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
Share Link:
datasheetq.com [
Privacy Policy
]
[
Request Datasheet
] [
Contact Us
]