DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY8C26443-24PI 查看數據表(PDF) - Cypress Semiconductor

零件编号
产品描述 (功能)
生产厂家
CY8C26443-24PI Datasheet PDF : 148 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Cypress MicroSystems CY8C25122/CY8C26233/CY8C26443/CY8C26643 Family Data Sheet
Examples:
ADD [X+7], 5
MOV REG[X+8], 6
;In this case, the
;value in the memory
;location at address
;X+7 is added with
;the immediate value
;of 5, and the result
;is placed in the
;memory location at
;address X+7.
;In this case, the
;immediate value of 6
;is moved into the
;location in the
;register space at
;address X+8.
2.3.8 Destination Direct Direct
The result of an instruction using this addressing mode is
placed within the RAM memory. Operand 1 is the
address of the result. Operand 2 is an address that
points to a location in the RAM memory that is the source
for the instruction. This addressing mode is only valid on
the MOV instruction. The instruction using this address-
ing mode is three bytes in length.
Table 20: Destination Direct Direct
Opcode
Operand 1
Operand 2
Instruction Destination Address Source Address
Example:
;In this case, the value
;in the memory location at
MOV [7], [8] ;address 8 is moved to the
;memory location at
;address 7.
2.3.9 Source Indirect Post Increment
The result of an instruction using this addressing mode is
placed in the Accumulator. Operand 1 is an address
pointing to a location within the memory space, which
contains an address (the indirect address) for the source
of the instruction. The indirect address is incremented as
part of the instruction execution. This addressing mode
is only valid on the MVI instruction. The instruction using
this addressing mode is two bytes in length. See Sec-
tion 7. Instruction Set in PSoC Designer: Assembly
Language User Guide for further details on MVI instruc-
tion.
Table 21: Source Indirect Post Increment
Opcode
Instruction
Operand 1
Source Address Address
Example:
;In this case, the value
;in the memory location at
;address 8 is an indirect
;address. The memory
;location pointed to by
MVI A, [8]
;the indirect address is
;moved into the
;Accumulator. The
;indirect address is then
;incremented.
2.3.10 Destination Indirect Post Increment
The result of an instruction using this addressing mode is
placed within the memory space. Operand 1 is an
address pointing to a location within the memory space,
which contains an address (the indirect address) for the
destination of the instruction. The indirect address is
incremented as part of the instruction execution. The
source for the instruction is the Accumulator. This
addressing mode is only valid on the MVI instruction.
The instruction using this addressing mode is two bytes
in length.
Table 22: Destination Indirect Post Increment
Opcode
Instruction
Operand 1
Destination Address Address
Example:
MVI [8], A
;In this case, the
;value in the memory
;location at address 8
;is an indirect
;address. The
;Accumulator is moved
;into the memory
;location pointed to by
;the indirect address.
;The indirect address
;is then incremented.
24
Document #: 38-12010 CY Rev. ** CMS Rev. 3.20
September 5, 2002

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]