QHX220IQSR 查看數據表（PDF） - Renesas Electronics

零件编号

产品描述 (功能)

生产厂家

QHX220IQSR

Active Isolation Enhancer and Interference Canceller

Renesas Electronics 

QHx220

SPI Bus Characteristics

CLK

TC2BEB

TCP

TBEB2C

TCL

TCH

BUSENBAR

24BIT

DATA

MSB

LSB

TDH

TDS

Data register lock

FIGURE 2. SPI BUS TIMING DIAGRAM

SPI BUS TIMING REQUIREMENT

SYMBOL

PARAMETER

tCP

tCL

tCH

tBEB2C

tC2BEB

tDS

tDH

SPI clock period

Clock pulse width low

Clock pulse width high

BUSENBAR Fall to CLK Rise Setup Time

CLK Rise BUSENBAR Fall Delay

Data Setup Time

Data Hold Time

MIN

100ns

40ns

40ns

5ns

40ns

20ns

0ns

10BIT I-DAC

<23:14>

TABLE 1. SPI BUS DATA FORMAT

10BIT Q-DAC

<13:4>

FREQ RANGE

<3:2>

GAIN

<1>

TYP

MAX

SPARE

<0>

FN6986 Rev 0.00

October 20, 2009

Page 5 of 19

Share Link: