IDTCV119E View Datasheet(PDF) - Integrated Device Technology
Part Name
Description
Manufacturer
IDTCV119E Datasheet PDF : 21 Pages
| |||
IDTCV119E
CLOCK GENERATOR FOR DESKTOP PC PLATFORMS
BYTE 26: CPU PLL CONTROL
Bit
Output(s) Affected
Description/Function
7
WDBS2
At the event of WD hard alarm time out,
6
WDBS1
If Byte 32 bit 7 = 1, CPU frequency is
5
WDBS0
selected by WDBS[2:0] WDCFS[2:0](1)
4
CSMC2
CPU SMC2, SMC table
3
CSMC1
CPU SMC1, SMC table
2
CSMC0
CPU SMC0, SMC table
1
CPN9
CPU PLL N9
0
CPN8
CPU PLL N8
NOTE:
1. See SW FREQUENCY SELECTION table.
COMMERCIAL TEMPERATURE RANGE
0
1
Type
Power On
RW
1
RW
0
RW
0
RW
0
RW
1
RW
0
RW
0
RW
1
BYTE 27: CPU PLL N PROGRAMMING
In CPU N programming mode, CPU frequency = CPN[9:0] * band resolution. CPN0 has to be written for the CPN[9:0] to be loaded into PLL N divider. See
SW FREQUENCY SELECTION table.
Bit
Output(s) Affected
Description/Function
0
1
Type
Power On
7
CPN7
CPU PLL N7
RW
0
6
CPN6
CPU PLL N6
RW
0
5
CPN5
CPU PLL N5
RW
1
4
CPN4
CPU PLL N4
RW
0
3
CPN3
CPU PLL N3
RW
1
2
CPN2
CPU PLL N2
RW
0
1
CPN1
CPU PLL N1
RW
1
0
CPN0
CPU PLL N0
RW
0
BYTE 28: AGP/PCI PLL CONTROL
Bit
Output(s) Affected
Description/Function
0
7
AFS2
See AGP/PCI FREQUENCY SELECTION table
6
AFS1
See AGP/PCI FREQUENCY SELECTION table
5
AFS0
See AGP/PCI FREQUENCY SELECTION table
4
WDAFS2
AGP/PCI WD hard alarm time out frequency selection
3
WDAFS1
AGP/PCI WD hard alarm time out frequency selection
2
WDAFSO
AGP/PCI WD hard alarm time out frequency selection
1
APN9
AGP/PCI PLL N9
0
APN8
AGP/PCI PLL N8
1
Type
Power On
RW
0
RW
0
RW
0
RW
0
RW
0
RW
0
RW
0
RW
1
11
Share Link: 