DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX1211(2003) View Datasheet(PDF) - Maxim Integrated

Part Name
Description
Manufacturer
MAX1211
(Rev.:2003)
MaximIC
Maxim Integrated MaximIC
MAX1211 Datasheet PDF : 29 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
65Msps, 12-Bit, IF Sampling ADC
Typical Operating Characteristics (continued)
(VDD = 3.3V, OVDD = 2.0V, GND = 0, REFIN = REFOUT (internal reference), CREFOUT = 0.1µF, CL 8pF at digital outputs, differential
input at -0.2dBFS, CLKTYP = high, PD = low, G/T = low, fCLK = 65.005678MHz (50% duty cycle), CREFP = CREFN = 0.1µF in parallel
with 10µF to GND, 10µF between REFP and REFN, CCOM = 0.1µF in parallel with 2.2µF to GND, TA = +25°C, unless otherwise noted.)
SIGNAL-TO-NOISE RATIO
vs. CLOCK DUTY CYCLE
70
69
SINGLE-ENDED CLOCK
fIN = 18.81451MHz
68
67
66
65
64
63
62
61
60
20
40
60
80
CLOCK DUTY CYCLE (%)
SIGNAL-TO-NOISE + DISTORTION
vs. CLOCK DUTY CYCLE
70
69
SINGLE-ENDED CLOCK
fIN = 18.81451MHz
68
67
66
65
64
63
62
61
60
20 30 40 50 60 70 80
CLOCK DUTY CYCLE (%)
TOTAL HARMONIC DISTORTION
vs. CLOCK DUTY CYCLE
-65
SINGLE-ENDED CLOCK
fIN = 18.81451MHz
-70
-75
-80
-85
-90
20 30 40 50 60 70 80
CLOCK DUTY CYCLE (%)
SPURIOUS-FREE DYNAMIC RANGE
vs. CLOCK DUTY CYCLE
90
SINGLE-ENDED CLOCK
fIN = 18.81451MHz
85
80
75
70
65
20 30 40 50 60 70 80
CLOCK DUTY CYCLE (%)
______________________________________________________________________________________ 13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]