DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

A8351601 View Datasheet(PDF) - AMIC Technology

Part Name
Description
Manufacturer
A8351601
AMICC
AMIC Technology AMICC
A8351601 Datasheet PDF : 44 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
A8351601 Series
Mode 1:
Mode 1 is the same as Mode 0, except that the Timer
register is run with all 16 bits. The clock is applied to the
combined high and low timer registers (TL1/TH1). As clock
pulses are received, the timer counts up: 0000H, 0001H,
0002H, etc. An overflow occurs on the FFFFH-to-0000H
overflow flag. The timer continues to count. The overflow
flag is the TF1 bit in TCON that is read or written by
software (see Figure 3).
Mode 2:
Mode 2 configures the Timer register as an 8-bit Counter
(TL1) with automatic reload, as shown in Figure 4.
Overflow from TL1 not only sets TF1, but also reloads TL1
with the contents of TH1, which is preset by software. The
reload leaves the TH1 unchanged. Mode 2 operation is
the same for Timer/Counter 0.
Mode 3:
Timer 1 in Mode 3 simply holds its count. The effect is the
same as setting TR1 = 0. Timer 0 in Mode 3 establishes
TL0 and TH0 as two separate counters. The logic for Mode
3 on Timer 0 is shown in Figure 4. TL0 uses the Timer 0
control bits: C/T, GATE, TR0, INT0 , and TF0. TH0 is
locked into a timer function (counting machine cycles) and
over the use of TR1 and TF1 from Timer 1. Thus, TH0 now
controls the Timer 1 interrupt.
Mode 3 is for applications requiring an extra 8-bit timer or
counter. With Timer 0 in Mode 3, the A8351601 can
appear to have four. When Timer 0 is in Mode 3, Timer 1
can be turned on and off by switching it out of and into its
own Mode 3. In this case, Timer 1 can still be used by the
serial port as a baud rate generator or in any application
not requiring an interrupt.
OSC
DIVIDE 12
T1 PIN
GATE
INT1 PIN
C/T=0
C/T=1
TR1
TL1
(8 BITS)
CONTROL
TH1
(8 BITS)
TF1
RELOAD
Figure 4. Timer/Counter 1 Mode 2: 8-Bit Auto-Reload
INTERRUPT
OSC
DIVIDE 2
1/12F OSC
1/12F OSC
T0 PIN
C/T=0
C/T=1
TL0
(8 BITS)
TF0
CONTROL
TR0
GATE
INT0 PIN
1/12F OSC
TH0
(8 BITS)
TF1
TR1
CONTROL
Figure 5. Timer/Counter 0 Mode 3: Two 8-Bit Counters
INTERRUPT
INTERRUPT
(July, 2002, Version 1.0)
15
AMIC Technology, Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]