C8051F912 View Datasheet(PDF) - Silicon Laboratories
Part Name
Description
Manufacturer
C8051F912 Datasheet PDF : 318 Pages
| |||
C8051F91x-C8051F90x
1. System Overview
C8051F91x-C8051F90x devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted
features are listed below. Refer to Table 2.1 for specific product feature selection and part ordering
numbers.
• Single/Dual Battery operation with on-chip dc-dc boost converter.
• High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
• In-system, full-speed, non-intrusive debug interface (on-chip)
• 10-bit 300 ksps or 12-bit 75 ksps single-ended ADC with analog multiplexer
• 6-Bit Programmable Current Reference. Resolution can be increased with PWM.
• Precision programmable 24.5 MHz internal oscillator with spread spectrum technology.
• 16 kB or 8 kB of on-chip Flash memory
• 768 bytes of on-chip RAM
• SMBus/I2C, Enhanced UART, and two Enhanced SPI serial interfaces implemented in hardware
• Four general-purpose 16-bit timers
• Programmable Counter/Timer Array (PCA) with six capture/compare modules and Watchdog Timer
function
• On-chip Power-On Reset, VDD Monitor, and Temperature Sensor
• Two On-chip Voltage Comparators with 15 Capacitive Touch Sense inputs.
• 16 Port I/O (5 V tolerant)
With on-chip Power-On Reset, VDD monitor, Watchdog Timer, and clock oscillator, the C8051F91x-
C8051F90x devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be
reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the
8051 firmware. User software has complete control of all peripherals, and may individually shut down any
or all peripherals for power savings.
The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip
resources), full speed, in-circuit debugging using the production MCU installed in the final application. This
debug logic supports inspection and modification of memory and registers, setting breakpoints, single
stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging
using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging
without occupying package pins.
Each device is specified for 0.9 to 1.8 V, 0.9 to 3.6 V or 1.8 to 3.6 V operation over the industrial
temperature range (–40 to +85 °C). The Port I/O and RST pins are tolerant of input signals up to 5 V. The
C8051F91x-C8051F90x devices are available in 24-pin QFN or QSOP packages. Both package options
are lead-free and RoHS compliant. See Table 2.1for ordering information. Block diagrams are included in
Figure 1.1 through Figure 1.4.
Rev. 1.0
17
Share Link: 