DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DSP56374UM View Datasheet(PDF) - Freescale Semiconductor

Part Name
Description
Manufacturer
DSP56374UM
Freescale
Freescale Semiconductor Freescale
DSP56374UM Datasheet PDF : 64 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Signal Groupings
Table 11. Enhanced Serial Audio Interface_1 Signals (continued)
Signal Name Signal Type
FSR_1
Input or output
State during
Reset
Signal Description
GPIO
disconnected
Frame Sync for Receiver_1—This is the receiver frame
sync input/output signal. In the asynchronous mode
(SYN=0), the FSR_1 pin operates as the frame sync input
or output used by all the enabled receivers. In the
synchronous mode (SYN=1), it operates as either the serial
flag 1 pin (TEBE=0), or as the transmitter external buffer
enable control (TEBE=1, RFSD=1).
PE1
Input, output, or
disconnected
When this pin is configured as serial flag pin, its direction is
determined by the RFSD bit in the RCCR_1 register. When
configured as the output flag OF1, this pin will reflect the
value of the OF1 bit in the SAICR_1 register, and the data
in the OF1 bit will show up at the pin synchronized to the
frame sync in normal mode or the slot in network mode.
When configured as the input flag IF1, the data value at the
pin will be stored in the IF1 bit in the SAISR_1 register,
synchronized by the frame sync in normal mode or the slot
in network mode.
Port E1—When the ESAI_1 is configured as GPIO, this
signal is individually programmable as input, output, or
internally disconnected.
The default state after reset is GPIO disconnected.
FST_1
Input or output
Internal Pull down resistor.
This input is 5 V tolerant
GPIO
disconnected
Frame Sync for Transmitter_1—This is the transmitter frame
sync input/output signal. For synchronous mode, this signal
is the frame sync for both transmitters and receivers. For
asynchronous mode, FST_1 is the frame sync for the
transmitters only. The direction is determined by the
transmitter frame sync direction (TFSD) bit in the ESAI_1
transmit clock control register (TCCR_1).
PE4
Input, output, or
disconnected
Port E4—When the ESAI_1 is configured as GPIO, this
signal is individually programmable as input, output, or
internally disconnected.
The default state after reset is GPIO disconnected.
Internal Pull down resistor.
This input is 5 V tolerant.
DSP56374 Data Sheet, Rev. 4.2
18
Freescale Semiconductor

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]