EBD10RD4ABFA View Datasheet(PDF) - Elpida Memory, Inc
Part Name
Description
Manufacturer
EBD10RD4ABFA Datasheet PDF : 19 Pages
| |||
EBD10RD4ABFA
-6B
-7A
-7B
Parameter
Symbol min.
max
min.
max
min.
max
Unit Notes
Address and control input hold
time
tIH
Address and control input pulse
width
tIPW
Mode register set command cycle
time
tMRD
Active to Precharge command
period
tRAS
Active to Active/Auto refresh
command period
tRC
Auto refresh to Active/Auto refresh
command period
tRFC
Active to Read/Write delay
tRCD
Precharge to active command
period
tRP
Active to auto precharge delay tRAP
0.75
—
0.9
—
0.9
—
ns 8
2.2
—
2.2
—
2.2
—
ns 7
2
—
2
—
2
—
tCK
42
120000 45
120000 45
120000 ns
60
—
65
—
65
—
ns
72
—
75
—
75
—
ns
18
—
20
—
20
—
ns
18
—
20
—
20
—
ns
tRCD min. —
tRCD min. —
tRCD min. —
ns
Active to active command period tRRD 12
—
15
—
15
—
ns
Write recovery time
tWR
Auto precharge write recovery and
precharge time
tDAL
Internal write to Read command
delay
tWTR
Average periodic refresh interval tREF
15
—
(tWR/tCK)+
(tRP/tCK)
—
1
—
—
7.8
15
—
(tWR/tCK)+
(tRP/tCK)
—
1
—
—
7.8
15
—
(tWR/tCK)+
(tRP/tCK)
—
1
—
—
7.8
ns
tCK 13
tCK
µs
Notes: 1. All the AC parameters listed in this data sheet is component specifications. For AC testing conditions,
refer to the corresponding component data sheet.
2. This parameter defines the signal transition delay from the cross point of CK and /CK. The signal
transition is defined to occur when the signal level crossing VTT.
3. The timing reference level is VTT.
4. Output valid window is defined to be the period between two successive transition of data out or DQS
(read) signals. The signal transition is defined to occur when the signal level crossing VTT.
5. tHZ is defined as DOUT transition delay from Low-Z to High-Z at the end of read burst operation. The
timing reference is cross point of CK and /CK. This parameter is not referred to a specific DOUT voltage
level, but specify when the device output stops driving.
6. tLZ is defined as DOUT transition delay from High-Z to Low-Z at the beginning of read operation. This
parameter is not referred to a specific DOUT voltage level, but specify when the device output begins
driving.
7. Input valid windows is defined to be the period between two successive transition of data input or DQS
(write) signals. The signal transition is defined to occur when the signal level crossing VREF.
8. The timing reference level is VREF.
9. The transition from Low-Z to High-Z is defined to occur when the device output stops driving. A specific
reference voltage to judge this transition is not given.
10. tCK (max.) is determined by the lock range of the DLL. Beyond this lock range, the DLL operation is not
assured.
11. tCK = tCK (min.) when these parameters are measured. Otherwise, absolute minimum values of these
values are 10% of tCK.
12. VDD is assumed to be 2.5V ± 0.2V. VDD power supply variation per cycle expected to be less than
0.4V/400 cycle.
13. tDAL = (tWR/tCK)+(tRP/tCK)
For each of the terms above, if not already an integer, round to the next highest integer.
Example: For –7A Speed at CL = 2.5, tCK = 7.5ns, tWR = 15ns and tRP= 20ns,
tDAL = (15ns/7.5ns) + (20ns/7.5ns) = (2) + (3)
tDAL = 5 clocks
Preliminary Data Sheet E0274E40 (Ver. 4.0)
13
Share Link: 