DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

INDR166B View Datasheet(PDF) - Unspecified

Part Name
Description
Manufacturer
INDR166B Datasheet PDF : 40 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Preliminary Data Sheet
INDT/R166B
INDT/R331B
1.3.6 Sideband Interface Signals
Sideband
SB0
SB0
SB1
SB1
SB2
SB2
SB3
SB3
SB3
SB43
SB43
SB43
Signal
SB0_CLK
SB0_D[3:0]
SB1_CLK
SB1_D[1:0]
SB2_CLK
SB2_D[3:0]
SB3_CLKI
SB3_CLKO
SB3_D[1:0]
SB4_CLKI
SB4_CLKO
SB4_D[1:0]
Dir
OUT
OUT
OUT
OUT
OUT
IN
IN
OUT
IN
IN
OUT
IN
Description
Sideband Data Channel 0 Upstream Synchronous Clock Output. Data
is provided aligned to rising edge.
Sideband Data Channel 0 Upstream Output
Sideband Data Channel 1 Upstream Synchronous Clock Output. Data
is provided aligned to rising edge.
Sideband Data Channel 1 Upstream Output
Sideband Data Channel 2 Downstream Synchronous Clock Output.
Data is registered at rising edge.
Sideband Data Channel 2 Downstream Input
Sideband Data Channel 3 Downstream Asynchronous Clock Input.
Data is registered at rising edge.
Sideband Data Channel 3 Downstream Synchronous Clock Output.
Data is registered at rising edge.
Sideband Data Channel 3 Downstream Input
Sideband Data Channel 4 Downstream Asynchronous Clock Input.
Data is registered at rising edge.
Sideband Data Channel 4 Downstream Synchronous Clock Output.
Data is registered at rising edge.
Sideband Data Channel 4 Downstream Input.
Table 1.7: Sideband Interface Signals (INDT, Transmitter)
Sideband
SB0
SB0
SB1
SB1
SB1
SB2
SB2
SB3
SB3
SB43
SB43
Signal
SB0_CLK
SB0_D[3:0]
SB1_CLKI
SB1_CLKO
SB1_D[1:0]
SB2_CLK
SB2_D[3:0]
SB3_CLK
SB3_D[1:0]
SB4_CLK
SB4_D[1:0]
Dir
OUT
IN
IN
OUT
IN
OUT
OUT
OUT
OUT
OUT
OUT
Description
Sideband Data Channel 0 Upstream Synchronous Clock Output. Data
is registered at rising edge.
Sideband Data Channel 0 Upstream Input
Sideband Data Channel 1 Upstream Asynchronous Clock Input. Data
is registered at rising edge.
Sideband Data Channel 1 Upstream Synchronous Clock Output. Data
is registered at rising edge.
Sideband Data Channel 1 Upstream Input
Sideband Data Channel 2 Downstream Synchronous Clock Output.
Data is provided aligned to rising edge.
Sideband Data Channel 2 Downstream Output
Sideband Data Channel 3 Downstream Synchronous Clock Output.
Data is provided aligned to rising edge.
Sideband Data Channel 3 Downstream Output
Sideband Data Channel 4 Downstream Synchronous Clock Output.
Data is provided aligned to rising edge.
Sideband Data Channel 4 Downstream Output.
Table 1.8: Sideband Interface Signals (INDR, Receiver)
3 Sideband Data Channel 4 (SB4) only available with INDT/R330B
Date: 2005-03-14 Revision: 0.1
Page 10 of 40

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]