DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M29W128 View Datasheet(PDF) - Numonyx -> Micron

Part Name
Description
Manufacturer
M29W128
Numonyx
Numonyx -> Micron Numonyx
M29W128 Datasheet PDF : 78 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Command interface
M29W128FH, M29W128FL
5.2.5
5.2.6
5.2.7
Quadruple Word Program command
This is used to write a page of four adjacent Words (or 8 adjacent Bytes), in x16 mode,
simultaneously. The addresses of the four Words must differ only in A1 and A0.
Five bus write cycles are necessary to issue the command:
1. The first bus cycle sets up the command.
2. The second bus cycle latches the Address and the Data of the first Word to be written.
3. The third bus cycle latches the Address and the Data of the second Word to be written.
4. The fourth bus cycle latches the Address and the Data of the third Word to be written.
5. The fifth bus cycle latches the Address and the Data of the fourth Word to be written
and starts the Program/Erase Controller.
Double Byte Program command
This is used to write two adjacent Bytes in x8 mode, simultaneously. The addresses of the
two Bytes must differ only in DQ15A-1.
Three bus write cycles are necessary to issue the command:
6. The first bus cycle sets up the command.
7. The second bus cycle latches the Address and the Data of the first Byte to be written.
8. The third bus cycle latches the Address and the Data of the second Byte to be written
and starts the Program/Erase Controller.
Quadruple Byte Program command
This is used to write four adjacent Bytes in x8 mode, simultaneously. The addresses of the
four Bytes must differ only in A0, DQ15A-1.
Five bus write cycles are necessary to issue the command.
1. The first bus cycle sets up the command.
2. The second bus cycle latches the Address and the Data of the first Byte to be written.
3. The third bus cycle latches the Address and the Data of the second Byte to be written.
4. The fourth bus cycle latches the Address and the Data of the third Byte to be written.
5. The fifth bus cycle latches the Address and the Data of the fourth Byte to be written and
starts the Program/Erase Controller.
30/78

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]