STK6005 View Datasheet(PDF) - Unspecified

Part Name

Description

Manufacturer

STK6005

Flat Panel Scaler

Unspecified 

STK6005

4. Write lower 8 bits, and then write higher 2 bits data into uWrGmaD register to program

a 10-bit Gamma value.

5. Go to step 4 for continuing to write the next address.

Go to step 3 for changing another address.

Go to step 2 for changing another Gamma LUT.

Go to next step to stop Gamma LUT programming.

6. Enable Gamma correlation function (set EnGamma flag to 1).

5.11 Output Dithering

The Gamma LUT outputs a 10-bit value for each color channel. This value can be dithered down to

either 8 bits for 24 bits per pixel panels, or 6-bit for 18 bits per pixel panels. Dithering works by spreading

the quantization error over neighboring pixels both spatially and temporarily. The dithering benefits and

improves the effective color depth because the humans’ eyes will tend to average neighboring pixels and a

smooth image free of contours will be perceived.

5.12 Clock System

STK6005 takes input clock (VCLK) from external ADC or video decoder chips. The input pixels are

latched on the rising edge of VCLK by default. The input phase of VCLK can be inverted by setting

SetICLK flag to 1.

The internal panel clock PCLK can be obtained either from an external source (from ExtPCLK pin) or

generated from an internal PLL. The PLL takes the external crystal oscillator input (14.3MHz) or VCLK

as clock source to synthesize the clock for panel. The clock frequency synthesized by PLL can be

programmed to support different display modes. The panel clock is output to DCLK with equal or 1/2 of

frequency of PCLK for single or dual pixel output modes respectively. The output delay and phase of

DCLK can be programmed by internal registers SetDCLK and DlyDCLK. The PLL block diagram and

control registers are depicted as follows:

17

Back to Contents Table

Share Link: