DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UPD16662 View Datasheet(PDF) - NEC => Renesas Technology

Part Name
Description
Manufacturer
UPD16662 Datasheet PDF : 36 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
µPD16662
LSI arrangement and address management
Addresses can be managed to allow up to four of these LSIs to be used to configure a liquid-crystal display of up to
half VGA size (320 x 480 dots). Up to four of these LSIs can be connected on the same bus sharing the /CS, /WE,
and /OE pins. On the system side, one screen of the liquid crystal display can be treated as one memory area, and it
is not necessary to decode for more than one µPD16662. The PL0 and PL1 pins are used to specify LSI No. and to
determine the LSI arrangement. The DIR pins are used to determine the directions (vertical, horizontal) of the liquid-
crystal display.
PL1
PL0
LSI No.
0
0
No. 0
0
1
No. 1
1
0
No. 2
1
1
No. 3
1. Addresses of the VGA half-size horizontally (DIR = "0")
Specified
with
A16 to A8
Specified with A7 to A0
Column
Column
Y1
X1 00000
00100
00002
00038
Y240 Y1
0003A 0003C
0013A 0013C
0003E
00074
Y240
00076
00176
Row
No.0
No.2
09E00
X160 09F00
X1 0A000
0A100
09F02
0A002
09F38
0A038
09E3A
09F3A
0A03A
0A13A
09E3C
09F3C
0A03C
0A13C
09F3E
0A03E
09F74
0A074
09E76
09F76
0A076
0A176
Row
No.1
No.3
13E00
X160 13F00
Y240
13F02
13F38
13E3A 13E3C
13F3A 13F3C
Y1 Y240
13F3E
13F74
13E76
13F76
Y1
Column
Column
11

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]