SST25PF080B View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

SST25PF080B

8 Mbit 2.3-3.6V SPI Serial Flash

Microchip Technology 

SST25PF080B

4.8.2 WRITE-ENABLE (WREN)

The Write-Enable (WREN) instruction sets the Write-

Enable-Latch bit in the Status Register to 1 allowing

Write operations to occur. The WREN instruction must

be executed prior to any Write (Program/Erase) opera-

tion. The WREN instruction may also be used to allow

execution of the Write-Status-Register (WRSR) instruc-

tion; however, the Write-Enable-Latch bit in the Status

Register will be cleared upon the rising edge CE# of the

WRSR instruction. CE# must be driven high before the

WREN instruction is executed.

CE#

MODE 3

SCK MODE 0

0 1 23456 7

FIGURE 4-15:

SI

06

MSB

SO

HIGH IMPEDANCE

25137 WREN.0

WRITE ENABLE (WREN) SEQUENCE

4.8.3 WRITE-DISABLE (WRDI)

The Write-Disable (WRDI) instruction resets the Write-

Enable-Latch bit and AAI bit to 0 disabling any new

Write operations from occurring. The WRDI instruction

will not terminate any programming operation in prog-

ress. Any program operation in progress may continue

up to TBP after executing the WRDI instruction. CE#

must be driven high before the WRDI instruction is exe-

cuted.

CE#

MODE 3

SCK MODE 0

0 1 23456 7

SI

04

MSB

SO

HIGH IMPEDANCE

25137 WRDI.0

FIGURE 4-16:

WRITE DISABLE (WRDI) SEQUENCE

4.8.4

ENABLE-WRITE-STATUS-

REGISTER (EWSR)

The Enable-Write-Status-Register (EWSR) instruction

arms the Write-Status-Register (WRSR) instruction

and opens the status register for alteration. The Write-

Status-Register instruction must be executed immedi-

ately after the execution of the Enable-Write-Status-

Register instruction. This two-step instruction

sequence of the EWSR instruction followed by the

WRSR instruction works like SDP (software data pro-

tection) command structure which prevents any acci-

dental alteration of the status register values. CE# must

be driven low before the EWSR instruction is entered

and must be driven high before the EWSR instruction

is executed.

 2012 Microchip Technology Inc.

DS25134A-page 15

Share Link: