DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

W7CF016G1XA-H41DE-04D.A6 View Datasheet(PDF) - Unspecified

Part Name
Description
Manufacturer
W7CF016G1XA-H41DE-04D.A6
ETC
Unspecified ETC
W7CF016G1XA-H41DE-04D.A6 Datasheet PDF : 50 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
INDUSTRIAL GRADE CompactFlashTM Card
W7CFxxxA-H4 Series RoHS 6/6 Compliant
256MB – 32GB
000011
170H to 177H, 376H to 377H
Secondary I/O Mapped
2.3.2 Configuration and Status Register (Address 202H)
This register is used for observing the card state.
bit 7
bit 6
CHGED
SIGCHG
NOTE:
1. 1nitial value: 00H
bit 5
IOIS8
bit 4
0
bit 3
0
bit 2
bit 1
bit 0
PWD
INTR
0
Table 17: Configuration and Status Register Function
Name
CHGED (HOST->)
SIGCHG (HOST->)
IOIS8 (HOST->)
PWD (HOST->)
INTR (HOST->)
R/W
R
R/W
R/W
R/W
R
Function
This bit indicates that CRDY/-BSY bit on Pin Replacement register is set to “1”.
When CHGED bit is set to “1”, -STSCHG pin is held “L” at the condition of
SIGCHG bit set to “1” and the card configured for the I/O interface.
This bit is set or reset by the host for enabling and disabling the status-change signal
(-STSCHG pin). When the card is configured I/O card interface and this bit is set to
“1”, -STSCHG pin is controlled by CHGED bit. If this bit is set to “0”, -STSCHG
pin is kept “H”.
The host sets this field to “1” when it can provide I/O cycles only with one 8-bit
data bus (D7 to D0).
When this bit is set to “1”, the card enters sleep stat (Power Down mode). When
this bit is reset to “0”, the card transfers to idle state (active mode). RRDY/-BSY bit
on Pin Replacement Register becomes BUSY when this bit is changed. RRDY/-
BSY will not become Ready until the power state requested has been entered. This
card automatically powers down when it is idle, and powers back up when it
receives a command.
This bit indicates the internal state of the interrupt request. This bit state is available
whether I/O card interface has been configured or not. This signal remains true until
the condition which caused the interrupt request has been serviced. If interrupts are
disabled by the –IEN bit in the Device Control Register, this bit is a zero.
2.3.3 Pin Replacement Register (Address 204H)
This register is used for providing the signal state of –IREQ signal when the card configured I/O card interface.
bit 7
bit 6
0
0
NOTE:
1. Initial value 0CH
bit 5
bit 4
CRDY/-BSY
0
bit 3
1
bit 2
bit 1
bit 0
1
RRDY/-BSY
0
Table 18: Pin Replacement Register Function
Name
CRDY/-BSY (HOST->)
RRDY/-BSY (HOST->)
R/W
R/W
R/W
Function
This bit is set to “1” when the RRDY/-BSY bit changes state. This bit may also be
written by the host
When read, this bit indicates +READY pin states. When written, this bit is used for
CRDY/-BSY bit masking
Wintec W7CFxxx-H4 and W8CFxxx-H4 Series Datasheet v1 08.doc
August 2013 Wintec Industries, Inc.
19

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]