DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NT5CB128M8DN-CFI View Datasheet(PDF) - Nanya Technology

Part Name
Description
Manufacturer
NT5CB128M8DN-CFI
Nanya
Nanya Technology Nanya
NT5CB128M8DN-CFI Datasheet PDF : 138 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
NT5CB128M8DN/NT5CB64M16DP
NT5CC128M8DN/NT5CC64M16DP
1Gb DDR3 D-die SDRAM
Write leveling
For better signal integrity, DDR3/L memory module adopted fly by topology for the commands, addresses, control signals,
and clocks. The fly by topology has benefits from reducing number of stubs and their length but in other aspect, causes
flight time skew between clock and strobe at every DRAM on DIMM. It makes difficult for the Controller to maintain tDQSS,
tDSS, and tDSH specification. Therefore, the controller should support ‘write leveling’ in DDR3/L SDRAM to compensate
for skew.
Output Disable
The DDR3/L SDRAM outputs maybe enable/disabled by MR1 (bit12) as shown in MR1 definition. When this feature is
enabled (A12=1) all output pins (DQs, DQS, , etc.) are disconnected from the device removing any loading of the
output drivers. This feature may be useful when measuring modules power for example. For normal operation A12 should
be set to ‘0’.
TDQS,
ΓΓΓΓ
TDQS (Termination Data Strobe) is a feature of x8 DDR3/L SDRAM that provides additional termination resistance outputs
that may be useful in some system configurations.
When enabled via the mode register, the same termination resistance function is applied to be TDQS/
applied to the DQS/ pins.
pins that are
In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance function only. The data
strobe function of RDQS is not provided by TDQS.
The TDQS and DM functions share the same pin. When the TDQS function is enabled via the mode register, the DM
function is not supported. When the TDQS function is disabled, the DM function is provided and the
pin is not used.
The TDQS function is available in x8 DDR3/L SDRAM only and must be disabled via the mode register A11=0 in MR1 for
x16 configurations.
Table 8: TDQS,
Function Matrix
MR1 (A11)
DM / TDQS
NU / TDQS
0 (TDQS Disabled)
DM
Hi-Z
1 (TDQS Enabled)
TDQS
Note:
1. If TDQS is enabled, the DM function is disabled.
2. When not used, TDQS function can be disabled to save termination power.
3. TDQS function is only available for x8 DRAM and must be disabled for x16.
REV 1.2
May. 2011
CONSUMER DRAM
© NANYA TECHNOLOGY CORP.
All rights reserved
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]