DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD9694 View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
AD9694 Datasheet PDF : 101 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD9694
Data Sheet
Parameter
LOGIC INPUTS (PDWN/STBY)
Logic Compliance
Logic 1 Voltage
Logic 0 Voltage
Input Resistance
LOGIC INPUTS (SDIO, SCLK, CSB)
Logic Compliance
Logic 1 Voltage
Logic 0 Voltage
Input Resistance
LOGIC OUTPUT (SDIO)
Logic Compliance
Logic 1 Voltage (IOH = 800 µA)
Logic 0 Voltage (IOL = 50 µA)
SYNCIN INPUT (SYNCINB+AB/SYNCINB−AB/
SYNCINB+CD/SYNCINB−CD)
Logic Compliance
Differential Input Voltage
Input Common-Mode Voltage
Input Resistance (Differential)
Input Capacitance (Single Ended per Pin)
LOGIC OUTPUTS (FD_A, FD_B)
Logic Compliance
Logic 1 Voltage
Logic 0 Voltage
Input Resistance
DIGITAL OUTPUTS (SERDOUTx±, x = 0 TO 3)
Logic Compliance
Differential Output Voltage
Short-Circuit Current (ID ) SHORT
Differential Termination Impedance
1 DC-coupled input only.
Min
0.65 × SPIVDD
0
0.65 × SPIVDD
0
SPIVDD − 0.45 V
0
Typ
CMOS
10
CMOS
56
CMOS
Max
0.35 × SPIVDD
0.35 × SPIVDD
0.45
400
0.6
18
0.8 × SPIVDD
0
LVDS/LVPECL/CMOS
800
1800
0.69
2.2
22
0.7
CMOS
0.5
56
CML
455.8
15
100
Unit
V
V
MΩ
V
V
kΩ
V
V
mV p-p
V
kΩ
pF
V
V
kΩ
mV p-p
mA
SWITCHING SPECIFICATIONS
AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.8 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.8 V,
SPIVDD = 1.8 V, 500 MSPS, clock divider = 4, 1.8 V p-p full-scale differential input, 0.5 V internal reference, AIN = −1.0 dBFS, default SPI
settings, unless otherwise noted. Minimum and maximum specifications are guaranteed for the full operating junction temperature (TJ)
range of −40°C to +105°C. Typical specifications represent performance at TJ = 50°C (TA = 25°C).
Table 6.
Parameter
CLOCK
Clock Rate (at CLK+/CLK− Pins)
Maximum Sample Rate1
Minimum Sample Rate2
Clock Pulse Width High
Clock Pulse Width Low
OUTPUT PARAMETERS
Unit Interval (UI)3
Rise Time (tR) (20% to 80% into 100 Ω Load)
Fall Time (tF) (20% to 80% into 100 Ω Load)
PLL Lock Time
Data Rate per Channel (Nonreturn-to-Zero (NRZ))4
Min
0.3
600
240
125
125
62.5
1.5625
Typ
Max
Unit
2.4
GHz
MSPS
MSPS
ps
ps
100
31.25
31.37
5
10
15
ps
ps
ps
ms
Gbps
Rev. 0 | Page 8 of 101

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]