DSP1620 View Datasheet(PDF) - Agere -> LSI Corporation
Part Name
Description
Manufacturer
DSP1620 Datasheet PDF : 114 Pages
| |||
DSP1628 Digital Signal Processor
4 Hardware Architecture (continued)
Table 6. Data Memory Maps
1628x16 Data Memory Map (Not to Scale)
Decimal
Address
0
Address in
r0, r1, r2, r3
0x0000
Segment
DPRAM[1:16]
Preliminary Data Sheet
February 1997
1628x08 Data Memory Map (Not to Scale)
Decimal
Address
0
Address in
r0, r1, r2, r3
0x0000
Segment
DPRAM[1:8]
8K
0x2000
Reserved
16K
16,640
32K
0x4000
0x4100
0x8000
IO
ERAMLO
ERAMHI
16K
16,640
32K
0x4000
0x4100
0x8000
IO
ERAMLO
ERAMHI
64K – 1
0xFFFF
On the data memory side (see Table ), the 1K banks of
dual-port RAM are located starting at address 0. Ad-
dresses from 0x4000 to 0x40FF reference a 256-word
memory-mapped I/O segment (IO). Addresses from
0x4100 to 0x7FFF reference the low external data RAM
segment (ERAMLO). Addresses above 0x8000 refer-
ence high external data RAM (ERAMHI).
64K – 1
0xFFFF
Wait-States
The number of wait-states (from 0 to 15) used when ac-
cessing each of the four external memory segments
(ERAMLO, IO, ERAMHI, and EROM) is programmable
in the mwait register (see Table 40). When the program
references memory in one of the four external seg-
ments, the internal multiplexer is automatically switched
to the appropriate set of internal buses, and the associ-
ated external enable of ERAMLO, IO, ERAMHI, or
EROM is issued. The external memory cycle is auto-
matically stretched by the number of wait-states config-
ured in the appropriate field of the mwait register.
20
Lucent Technologies Inc.
Share Link: 