DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT48LC128M4A2A2TG-75 View Datasheet(PDF) - Micron Technology

Part Name
Description
Manufacturer
MT48LC128M4A2A2TG-75
Micron
Micron Technology Micron
MT48LC128M4A2A2TG-75 Datasheet PDF : 55 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
WRITE with auto precharge
3. Interrupted by a READ (with or without AUTO
PRECHARGE): A READ to bank m will interrupt a
WRITE on bank n when registered, with the data-out
appearing CAS latency later. The PRECHARGE to bank
n will begin after tWR is met, where tWR begins when
the READ to bank m is registered. The last valid WRITE
to bank n will be data-in registered one clock prior to
the READ to bank m (Figure 26).
ADVANCE
512Mb: x4, x8, x16
SDRAM
4. Interrupted by a WRITE (with or without auto
precharge): A WRITE to bank m will interrupt a WRITE
on bank n when registered. The PRECHARGE to bank
n will begin after tWR is met, where tWR begins when
the WRITE to bank m is registered. The last valid data
WRITE to bank n will be data registered one clock
prior to a WRITE to bank m (Figure 27).
T0
T1
T2
T3
T4
T5
T6
T7
CLK
COMMAND
NOP
WRITE - AP
BANK n
NOP
READ - AP
NOP
BANK m
NOP
NOP
BANK n
Internal
States
BANK m
Page Active
WRITE with Burst of 4
Page Active
Interrupt Burst, Write-Back
tWR - BANK n
Precharge
tRP - BANK n
READ with Burst of 4
NOP
tRP - BANK m
ADDRESS
BANK n,
COL a
BANK m,
COL d
DQ
DIN
DIN
a
a+1
DOUT
d
DOUT
d+1
NOTE: 1. DQM is LOW.
CAS Latency = 3 (BANK m)
Figure 26
WRITE With Auto Precharge Interrupted by a READ
T0
T1
T2
T3
T4
T5
T6
T7
CLK
COMMAND
NOP
WRITE - AP
BANK n
NOP
NOP
BANK n
Internal
States
BANK m
Page Active
WRITE with Burst of 4
Page Active
WRITE - AP
NOP
NOP
NOP
BANK m
Interrupt Burst, Write-Back Precharge
tWR - BANK n
tRP - BANK n
t WR - BANK m
WRITE with Burst of 4
Write-Back
ADDRESS
DQ
BANK n,
COL a
DIN
a
DIN
a+1
DIN
a+2
BANK m,
COL d
DIN
d
DIN
d+1
DIN
d+2
DIN
d+3
NOTE: 1. DQM is LOW.
DONT CARE
Figure 27
WRITE With Auto Precharge Interrupted by a WRITE
512Mb: x4, x8, x16 SDRAM
512MSDRAM_D.p65 Rev. D; Pub 1/02
26
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2000, Micron Technology, Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]