Freescale Semiconductor, Inc.
Table 2-2 56F8357 Signal and Package Information for the 160-Pin LQFP
Signal Name Pin No. Type
State
During
Reset
Signal Description
HOME0
(TA3)
(GPIOC7)
SCLK0
(GPIOE4)
MOSI0
(GPIOE5)
158
Schmitt
Input
Input
Home — Quadrature Decoder 0, HOME input
Schmitt
Input/
Output
Input
TA3 — Timer A ,Channel 3
Schmitt
Input/
Output
Input
Port C GPIO — This GPIO pin can be individually
programmed as an input or output pin.
After reset, the default state is HOME0.
To deactivate the internal pull-up resister, clear bit 7 of the
GPIOC_PUR register.
146
Schmitt
Input/
Output
Input
SPI 0 Serial Clock — In the master mode, this pin serves
as an output, clocking slaved listeners. In slave mode, this
pin serves as the data clock input.
Schmitt
Input/
Output
Input
Port E GPIO — This GPIO pin can be individually
programmed as an input or output pin.
After reset, the default state is SCLK0.
To deactivate the internal pull-up resistor, clear bit 4 in the
GPIOE_PUR register.
148
Input/
Tri-stated SPI 0 Master Out/Slave In — This serial data pin is an
Output
output from a master device and an input to a slave device.
The master device places data on the MOSI line a
half-cycle before the clock edge the slave device uses to
latch the data.
Input/
Output
Input
Port E GPIO — This GPIO pin can be individually
programmed as an input or output pin.
After reset, the default state is MOSI0.
To deactivate the internal pull-up resistor, clear bit 5 in the
GPIOE_PUR register.
24
56F8357 Technical Data
For More Information On This Product,
Preliminary
Go to: www.freescale.com