AD9923A View Datasheet(PDF) - Analog Devices

Part Name

Description

Manufacturer

AD9923A

CCD Signal Processor with V-Driver and Precision Timing Generator

Analog Devices 

AD9923A

PRECISION TIMING

HIGH SPEED TIMING GENERATION

The AD9923A generates high speed timing signals using the

flexible Precision Timing core. This core is the foundation for

generating the timing used for both the CCD and the AFE. It

consists of the reset gate (RG), horizontal drivers (H1 to H4 and

HL), and sample clocks (SHP and SHD). A unique architecture

makes it routine for the system designer to optimize image

quality by providing precise control over the horizontal CCD

readout and the AFE-correlated double sampling.

The high speed timing of the AD9923A operates the same in

master and slave modes. For more information on synchroniza-

tion and pipeline delays, see the Power-Up and Synchronization

in Slave Mode section.

Timing Resolution

The Precision Timing core uses a 1× master clock input (CLI) as

a reference. The frequency of this clock should match the CCD

pixel clock frequency. Figure 17 illustrates how the internal

timing core divides the master clock period into 48 steps, or

edge positions. Using a 36 MHz CLI frequency, the edge

resolution of the Precision Timing core is approximately 0.6 ns.

If a 1× system clock is not available, a 2× reference clock can be

used by programming the CLIDIVIDE register (Address 0x30).

The AD9923A then internally divides the CLI frequency by 2.

The AD9923A includes a master clock output (CLO) which is

the inverse of CLI. This output is intended to be used as a

crystal driver. A crystal can be placed between the CLI and

CLO pins to generate the master clock for the AD9923A. For

more information on using a crystal, see Figure 80.

High Speed Clock Programmability

Figure 18 shows how the RG, HL, H1 to H4, SHP, and SHD

high speed clocks are generated. The RG pulse has programmable

rising and falling edges and can be inverted using the polarity

control. The HL, H1, and H3 horizontal clocks have program-

mable rising and falling edges and polarity control. The H2 and

H4 clocks are inverses of the H1 and H3 clocks, respectively.

Table 10 summarizes the high speed timing registers and their

parameters. Figure 19 shows the typical 2-phase, H-clock

operation, in which H3 and H4 are programmed for the same

edge location as H1 and H2.

The edge location registers are six bits wide, but there are only

48 valid edge locations available. Therefore, the register values

are mapped into four quadrants, each of which contains 12 edge

locations. Table 11 shows the correct register values for the

corresponding edge locations. Figure 20 shows the default

timing locations for high speed clock signals.

H-Driver and RG Outputs

In addition to the programmable timing positions, the

AD9923A features on-chip output drivers for the RG and H1 to

H4 outputs. These drivers are powerful enough to directly drive

the CCD inputs. The H-driver and RG current can be adjusted for

optimum rise/fall times in a particular load by using the H1 to

H4, HL, and RGDRV registers (Address 0x36). The 3-bit drive

setting for each output can be adjusted in 4.1 mA increments,

with the minimum setting of 0 equal to 0 mA or three-state, and

the maximum setting of 7 equal to 30.1 mA.

As shown in Figure 18, Figure 19, and Figure 20, the H2 and H4

outputs are inverses of H1 and H3 outputs, respectively. The

H1/H2 crossover voltage is approximately 50% of the output

swing. The crossover voltage is not programmable.

Digital Data Outputs

The AD9923A data output and DCLK phase are programmable

using the DOUTPHASE register (Address 0x38, Bits[5:0]). Any

edge from 0 to 47 can be programmed, as shown in Figure 21.

Normally, the DOUT and DCLK signals track in phase, based

on the DOUTPHASE register contents. The DCLK output

phase can also be held fixed with respect to the data outputs by

setting the DCLKMODE register to high (Address 0x38, Bit[8]).

In this mode, the DCLK output remains at a fixed phase equal

to a delayed version of CLI, and the data output phase remains

programmable. For more detail, see the Analog Front End

Description/Operation section.

There is a fixed output delay from the DCLK rising edge to the

DOUT transition, called tOD. This delay can be programmed to

four values between 0 ns and 12 ns, using the DOUTDELAY

register (Address 0x38, Bits[10:9]). The default value is 8 ns.

The pipeline delay through the AD9923A is shown in Figure 22.

After the CCD input is sampled by SHD, there is a 16-cycle

delay before the data is available.

Table 10. Timing Core Register Parameters for HL, H1 to H4, RG, SHP/SHD

Parameter

Length

(Bits) Range

Description

Polarity

1

High/low

Polarity control for HL, H1, H3, and RG (0 = no inversion, 1 = inversion)

Positive Edge 6

0 to 47 edge location Positive edge location for HL, H1, H3, and RG (H2/H4 are inverses of H1/H3, respectively)

Negative Edge 6

0 to 47 edge location Negative edge location for HL, H1, H3, and RG (H2/H4 are inverses of H1/H3, respectively)

Sampling

Location

6

0 to 47 edge location Sampling location for internal SHP and SHD signals

Drive Strength 3

0 to 7 current steps Drive current for HL, H1 to H4, and RG outputs (4.1 mA per step)

Rev. A | Page 15 of 84

Share Link: