TC1321EUA View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

TC1321EUA

10-Bit Digital-to-Analog Converter with Two-Wire Interface

Microchip Technology 

3.0 DETAILED DESCRIPTION

The TC1321 is a monolithic 10-bit digital-to-analog

converter that is designed to operate from a single

supply that can range from 2.7V to 5.5V. The DAC

consists of a data register (DATA), a configuration

register (CONF), and a current output amplifier. The

TC1321 uses an external reference which also

determines the maximum output voltage.

The TC1321 uses a current steering DAC based on an

array of matched current sources. This current, along

with a precision resistor, converts the contents of the

DATA Register and VREF into an output voltage, VOUT,

that is given by:

VOUT = VREF  D--1---A0---2-T---4-A--

3.1 Reference Input

The reference pin, VREF, is a buffered high-impedance

input. Because of this, the load regulation of the

reference source needs only to be able to tolerate

leakage levels of current (less than 1 µA). VREF

accepts a voltage range from 0 to (VDD – 1.2V). Input

capacitance is typically 10 pF.

TC1321

3.2 Output Amplifier

The TC1321 DAC output is buffered with an internal

unity gain rail-to-rail input/output amplifier with a typical

slew rate of 0.8V/µs. Maximum full scale transition

settling time is 10 µsec to within ±1/2LSB when loaded

with 1 k in parallel with 100 pF.

3.3 Standby Mode

The TC1321 allows the host to put it into a Low Power

(IDD = 0.5 µA, typically) Standby mode.

In this mode, the D/A conversion is halted. The SMBus

port operates normally. Standby mode is enabled by

setting the SHDN bit in the CONFIG register. Table 3-1

summarizes this operation.

TABLE 3-1: STANDBY MODE OPERATION

SHDN Bit

Operating Mode

0

Normal

1

Standby

3.4 SMBus Slave Address

The TC1321 is internally programmed to have a default

SMBus address value of 1001 000b. Seven other

addresses are available by custom order (contact

Microchip Worldwide Sales and Service). See

Figure 3-1 for the location of address bits in SMBus

protocol.

 2010 Microchip Technology Inc.

DS21387C-page 7

Share Link: