ST7FLITEU05B3 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST7FLITEU05B3

8-bit MCU with single voltage Flash memory, ADC, timers

STMicroelectronics 

ST7LITEU05 ST7LITEU09

7.3 RESET SEQUENCE MANAGER (RSM)

7.3.1 Introduction

The reset sequence manager includes three RE-

SET sources as shown in Figure 16:

■ External RESET source pulse

■ Internal LVD RESET (Low Voltage Detection)

■ Internal WATCHDOG RESET

Note: A reset can also be triggered following the

detection of an illegal opcode or prebyte code. Re-

fer to Figure 16.

These sources act on the RESET pin and it is al-

ways kept low during the delay phase.

The RESET service routine vector is fixed at ad-

dresses FFFEh-FFFFh in the ST7 memory map.

The basic RESET sequence consists of 3 phases

as shown in Figure 15:

■ Active Phase depending on the RESET source

■ 256 or 512 CPU clock cycle delay (see table

below)

■ RESET vector fetch

The 256 or 512 CPU clock cycle delay allows the

oscillator to stabilise and ensures that recovery

has taken place from the Reset state. The shorter

or longer clock cycle delay is automatically select-

ed depending on the clock source chosen by op-

tion byte after a reset or depending on the clock

source selected before entering Halt mode or

AWU from Halt mode:

Table 8. CPU clock cycle delay

Clock source

Internal RC oscillator

External clock (connected to CLKIN pin)

AWURC

CPU clock

cycle delay

512

256

The RESET vector fetch phase duration is 2 clock

cycles.

Caution: When the ST7 is unprogrammed or fully

erased, the Flash is blank and the RESET vector

is not programmed. For this reason, it is recom-

mended to keep the RESET pin in low state until

programming mode is entered, in order to avoid

unwanted behavior.

Figure 15. RESET Sequence Phases

Active Phase

RESET

INTERNAL RESET

256 OR 512 CLOCK CYCLES

FETCH

VECTOR

27/115

1

Share Link: