MPC8541VTALD(2006) View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

Manufacturer

MPC8541VTALD
(Rev.:2006)

PowerQUICC™ III Integrated Communications Processor Hardware Specifications

Freescale Semiconductor 

Ethernet: Three-Speed, MII Management

8.2.2.1 GMII Receive AC Timing Specifications

Table 21 provides the GMII receive AC timing specifications.

Table 21. GMII Receive AC Timing Specifications

At recommended operating conditions with LVDD of 3.3 V ± 5%.

Parameter/Condition

Symbol 1

Min

Typ

Max

Unit

RX_CLK clock period

tGRX

—

8.0

—

ns

RX_CLK duty cycle

tGRXH/tGRX

40

—

60

%

RXD[7:0], RX_DV, RX_ER setup time to RX_CLK

tGRDVKH

2.0

—

—

ns

RXD[7:0], RX_DV, RX_ER hold time to RX_CLK

RX_CLK clock rise and fall time

tGRDXKH

0.5

—

—

ns

tGRXR, tGRXF 2,3

—

—

1.0

ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tGRDVKH

symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to

the tRX clock reference (K) going to the high state (H) or setup time. Also, tGRDXKL symbolizes GMII receive timing (GR)

with respect to the time data input signals (D) went invalid (X) relative to the tGRX clock reference (K) going to the low (L)

state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing

the clock of a particular functional. For example, the subscript of tGRX represents the GMII (G) receive (RX) clock. For rise

and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.

Figure 7 provides the AC test load for TSEC.

Output

Z0 = 50 Ω

RL = 50 Ω

LVDD/2

Figure 7. TSEC AC Test Load

Figure 8 shows the GMII receive AC timing diagram.

tGRX

tGRXR

RX_CLK

RXD[7:0]

RX_DV

RX_ER

tGRXH

tGRXF

tGRDVKH

tGRDXKH

Figure 8. GMII Receive AC Timing Diagram

MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

23

Share Link: