DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT48LC4M32LFFC-10 View Datasheet(PDF) - Micron Technology

Part Name
Description
Manufacturer
MT48LC4M32LFFC-10
Micron
Micron Technology Micron
MT48LC4M32LFFC-10 Datasheet PDF : 61 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CAS Latency
The CAS latency is the delay, in clock cycles, between
the registration of a READ command and the availability
of the first piece of output data. The latency can be set to
one, two, or three clocks.
If a READ command is registered at clock edge n, and
the latency is m clocks, the data will be available by clock
edge n + m. The DQs will start driving as a result of the
clock edge one cycle earlier (n + m - 1), and provided that
the relevant access times are met, the data will be valid by
clock edge n + m. For example, assuming that the clock
cycle time is such that all relevant access times are met,
if a READ command is registered at T0 and the latency is
programmed to two clocks, the DQs will start driving
after T1 and the data will be valid by T2, as shown in
Figure 2. Table 2 indicates the operating frequencies at
which each CAS latency setting can be used.
Reserved states should not be used as unknown op-
eration or incompatibility with future versions
may result.
CLK
COMMAND
DQ
Figure 2
CAS Latency
T0
T1
T2
READ
tLZ
tAC
NOP
tOH
DOUT
CAS Latency = 1
T0
T1
T2
T3
CLK
COMMAND
DQ
READ
NOP
tLZ
tAC
CAS Latency = 2
NOP
tOH
DOUT
ADVANCE
128Mb: x16, x32
MOBILE SDRAM
Operating Mode
The normal operating mode is selected by setting M7
and M8 to zero; the other combinations of values for M7
and M8 are reserved for future use and/or test modes.
The programmed burst length applies to both READ and
WRITE bursts.
Test modes and reserved states should not be used
because unknown operation or incompatibility with fu-
ture versions may result.
Table 2
CAS Latency
SPEED
-8
- 10
ALLOWABLE OPERATING
FREQUENCY (MHz)
CAS
CAS
CAS
LATENCY = 1 LATENCY = 2 LATENCY = 3
50
100
125
40
83
100
CLK
COMMAND
DQ
T0
READ
T1
T2
NOP
NOP
tLZ
tAC
CAS Latency = 3
128Mb: x16, x32 Mobile SDRAM
MobileY95W_3V_F.p65 – Rev. F; Pub. 9/02
T3
T4
NOP
tOH
DOUT
DON’T CARE
UNDEFINED
11
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2002, Micron Technology, Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]