ADSP-21363SBBC-ENG View Datasheet(PDF) - Analog Devices
Part Name
Description
Manufacturer
ADSP-21363SBBC-ENG Datasheet PDF : 44 Pages
| |||
ADSP-21363
Preliminary Technical Data
Table 3. Pin Descriptions (Continued)
Pin
Type
State During & Function
After Reset
CLKIN
XTAL
I
Input only
Local Clock In. Used in conjunction with XTAL. CLKIN is the ADSP-21363 clock input.
It configures the ADSP-21363 to use either its internal clock generator or an external
clock source. Connecting the necessary components to CLKIN and XTAL enables the
internal clock generator. Connecting the external clock to CLKIN while leaving XTAL
unconnected configures the ADSP-21363 to use the external clock source such as an
external clock oscillator. The core is clocked either by the PLL output or this clock input
depending on the CLKCFG1–0 pin settings. CLKIN may not be halted, changed, or
operated below the specified frequency.
O
Output only2
Crystal Oscillator Terminal. Used in conjunction with CLKIN to drive an external
crystal.
CLKCFG1–0
I
Input only
Core/CLKIN Ratio Control. These pins set the start up clock frequency. See Table 6
for a description of the clock configuration modes.
Note that the operating frequency can be changed by programming the PLL multiplier
and divider in the PMCTL register at any time after the core comes out of reset.
RSTOUT/CLKOUT O
Output only
Local Clock Out/ Reset Out. Drives out the core reset signal to an external device.
CLKOUT can also be configured as a reset out pin.The functionality can be switched
between the PLL output clock and reset out by setting bit 12 of the PMCTREG register.
The default is reset out.
RESET
TCK
I/A
Input only
Processor Reset. Resets the ADSP-21363 to a known state. Upon deassertion, there
is a 4096 CLKIN cycle latency for the PLL to lock. After this time, the core begins
program execution from the hardware reset vector address. The RESET input must be
asserted (low) at power-up.
I
Input only3
Test Clock (JTAG). Provides a clock for JTAG boundary scan. TCK must be asserted
(pulsed low) after power-up or held low for proper operation of the ADSP-21363.
TMS
I/S
Three-state with Test Mode Select (JTAG). Used to control the test state machine. TMS has a 22.5 kΩ
(pu)
pullup enabled internal pullup resistor.
TDI
I/S
Three-state with Test Data Input (JTAG). Provides serial data for the boundary scan logic. TDI has a
(pu)
pullup enabled
22.5 kΩ internal pullup resistor.
TDO
O
Three-state4
Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST
I/A
Three-state with Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low)
(pu)
pullup enabled after power-up or held low for proper operation of the ADSP-21363. TRST has a
22.5 kΩ internal pullup resistor.
EMU
O (O/D) Three-state with Emulation Status. Must be connected to the ADSP-21363 Analog Devices DSP Tools
(pu)
pullup enabled
product line of JTAG emulators target board connector only. EMU has a 22.5 kΩ
internal pullup resistor.
VDDINT
P
Core Power Supply. Nominally +1.2 V dc and supplies the processor’s core
(13 pins on the Mini-BGA package, 32 pins on the LQFP package).
VDDEXT
P
I/O Power Supply. Nominally +3.3 V dc. (6 pins on the Mini-BGA package, 10 pins on
the LQFP package).
AVDD
P
Analog Power Supply. Nominally +1.2 V dc and supplies the processor’s internal PLL
(clock generator). This pin has the same specifications as VDDINT, except that added
filtering circuitry is required. For more information, see Power Supplies on Page 7.
AVSS
G
GND
G
Analog Power Supply Return.
Power Supply Return. (54 pins on the Mini-BGA package, 39 pins on the LQFP
package).
1 RD, WR, and ALE are three-stated (and not driven) only when RESET is active.
2 Output only is a three-state driver with its output path always enabled.
3 Input only is a three-state driver with both output path and pullup disabled.
4 Three-state is a three-state driver with pullup disabled.
Rev. PrA | Page 12 of 44 | September 2004
Share Link: 