DSP56362 View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

Manufacturer

DSP56362

24-Bit Audio Digital Signal Processor

Freescale Semiconductor 

External Memory Expansion Port (Port A)

Table 2-4 Clock and PLL Signals (continued)

Signal Name Type State during Reset

Signal Description

PCAP

Input

PINIT/NMI Input

Input

Input

PLL Capacitor—PCAP is an input connecting an off-chip capacitor to the PLL

filter. Connect one capacitor terminal to PCAP and the other terminal to VCCP.

If the PLL is not used, PCAP may be tied to VCC, GND, or left floating.

PLL Initial/Non maskable Interrupt—During assertion of RESET, the value of

PINIT/NMI is written into the PLL Enable (PEN) bit of the PLL control register,

determining whether the PLL is enabled or disabled. After RESET deassertion

and during normal instruction processing, the PINIT/NMI Schmitt-trigger input

is a negative-edge-triggered non maskable interrupt (NMI) request internally

synchronized to CLKOUT.

PINIT/NMI cannot tolerate 5 V.

2.5 External Memory Expansion Port (Port A)

When the DSP56362 enters a low-power standby mode (stop or wait), it releases bus mastership and

tri-states the relevant port A signals: A0–A17, D0–D23, AA0/RAS0–AA3/RAS3, RD, WR, BB, CAS.

2.5.1 External Address Bus

Table 2-5 External Address Bus Signals

Signal Name

Type

State during Reset

Signal Description

A0–A17

Output

Tri-Stated

Address Bus—When the DSP is the bus master, A0–A17 are

active-high outputs that specify the address for external program and

data memory accesses. Otherwise, the signals are tri-stated. To

minimize power dissipation, A0–A17 do not change state when

external memory spaces are not being accessed.

2.5.2 External Data Bus

Table 2-6 External Data Bus Signals

Signal Name

Type

State during Reset

Signal Description

D0–D23

Input/Output

Tri-Stated

Data Bus—When the DSP is the bus master, D0–D23 are active-high,

bidirectional input/outputs that provide the bidirectional data bus for

external program and data memory accesses. Otherwise, D0–D23 are

tri-stated.

DSP56362 Technical Data, Rev. 4

Freescale Semiconductor

2-5

Share Link: