DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M2V28S20TP View Datasheet(PDF) - Mitsumi

Part Name
Description
Manufacturer
M2V28S20TP
Mitsumi
Mitsumi Mitsumi
M2V28S20TP Datasheet PDF : 52 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
SDRAM (Rev. 1.0E)
Jun. '99
MITSUBISHI LSIs
M2V28S20TP-6,-7,-8
M2V28S30TP-6,-7,-7L,-8,-8L
M2V28S40TP-7,-7L,-8,-8L
128M Synchronous DRAM
(4-BANK x 8,388,608-WORD x 4-BIT)
(4-BANK x 4,194,304-WORD x 8-BIT)
(4-BANK x 2,097,152-WORD x 16-BIT)
OPERATIONAL DESCRIPTION
BANK ACTIVATE
The SDRAM has four independent banks. Each bank is activated by the ACT command with
the bank addresses (BA0,1). A row is indicated by the row addresses A0-11. The minimum activation
interval between one bank and the other bank is tRRD. Maximum 2 ACT commands are allowed within
tRC , although the number of banks which are active concurrently is not limited.
PRECHARGE
The PRE command deactivates the bank indicated by BA0,1. When multiple banks are active,
the precharge all command (PREA, PRE + A10=H) is available to deactivate them at the same time.
After tRP from the precharge, an ACT command to the same bank can be issued.
Bank Activation and Precharge All (BL=4, CL=3)
CLK
Command
A0-9
A10
2 ACT command / tRCmin
ACT
ACT READ
tRRD
Xa
Xb Y
tRCD
Xa
Xb 0
tRCmin
tRAS
PRE
tRP
1
ACT
Xb
Xb
A11
Xa
Xb
Xb
BA0,1
00
01 00
01
DQ
Qa0 Qa1 Qa2 Qa3
READ
Precharge all
After tRCD from the bank activation, a READ command can be issued. 1st output data is
available after the /CAS Latency from the READ, followed by (BL -1) consecutive data when the
Burst Length is BL. The start address is specified by A0-A9,A11(x4), A0-9(X8), A0-8(X16) , and
the address sequence of burst data is defined by the Burst Type. A READ command may be applied
to any active bank, so the row precharge time (tRP) can be hidden behind continuous output data by
interleaving the multiple banks. When A10 is high at a READ command, the auto-precharge
(READA) is performed. Any command (READ, WRITE, PRE, ACT) to the same bank is inhibited
till the internal precharge is complete. The internal precharge starts at BL after READA. (Need to
keep tRAS min.) The next ACT command can be issued after (BL + tRP) from the previous READA.
MITSUBISHI ELECTRIC
18

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]