DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MPC8544E(2009) View Datasheet(PDF) - Freescale Semiconductor

Part Name
Description
Manufacturer
MPC8544E
(Rev.:2009)
Freescale
Freescale Semiconductor Freescale
MPC8544E Datasheet PDF : 120 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Electrical Characteristics
2.1.3 Output Driver Characteristics
Table 3 provides information on the characteristics of the output driver strengths.
Table 3. Output Drive Capability
Driver Type
Programmable
Output Impedance
(Ω)
Supply
Voltage
Notes
Local bus interface utilities signals
PCI signals
25
35
45 (default)
45 (default)
125
25
42 (default)
BVDD = 3.3 V
1
BVDD = 2.5 V
BVDD = 3.3 V
BVDD = 2.5 V
BVDD = 1.8 V
OVDD = 3.3 V
2
DDR signal
DDR2 signal
20
GVDD = 2.5 V
16
GVDD = 1.8 V
32 (half strength mode)
TSEC signals
42
LVDD = 2.5/3.3 V
DUART, system control, JTAG
I2C
42
OVDD = 3.3 V
150
OVDD = 3.3 V
Notes:
1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.
2. The drive strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset.
2.2 Power Sequencing
The device requires its power rails to be applied in specific sequence in order to ensure proper device
operation. These requirements are as follows for power up:
1. VDD, AVDD_n, BVDD, LVDD, SVDD, OVDD, TVDD, XVDD
2. GVDD
Note that all supplies must be at their stable values within 50 ms.
Items on the same line have no ordering requirement with respect to one another. Items on separate lines
must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before
the voltage rails on the current step reach 10% of theirs.
In order to guarantee MCKE low during power-up, the above sequencing for GVDD is required. If there is
no concern about any of the DDR signals being in an indeterminate state during power up, then the
sequencing for GVDD is not required.
From a system standpoint, if any of the I/O power supplies ramp prior to the VDD core supply, the I/Os
associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be
drawn by the device.
MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3
12
Freescale Semiconductor

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]