MT48LC1M16A1 View Datasheet(PDF) - Micron Technology
Part Name
Description
Manufacturer
MT48LC1M16A1 Datasheet PDF : 51 Pages
| |||
WRITE with AUTO PRECHARGE
3. Interrupted by a READ (with or without AUTO
PRECHARGE): A READ to bank m will interrupt a
WRITE on bank n when registered, with the data-
out appearing CAS latency later. The PRECHARGE
to bank n will begin after tWR is met, where tWR
begins when the READ to bank m is registered. The
last valid WRITE to bank n will be data-in registered
one clock prior to the READ to bank m (Figure 26).
16Mb: x16
IT SDRAM
4. Interrupted by a WRITE (with or without AUTO
PRECHARGE): A WRITE to bank m will interrupt a
WRITE on bank n when registered. The PRECHARGE
to bank n will begin after tWR is met, where tWR
begins when the WRITE to bank m is registered.
The last valid data WRITE to bank n will be data
registered one clock prior to a WRITE to bank m
(Figure 27).
T0
T1
T2
T3
T4
T5
T6
T7
CLK
COMMAND
NOP
WRITE - AP
BANK n
NOP
READ - AP
NOP
BANK m
NOP
NOP
BANK n
Internal
States
BANK m
Page Active
WRITE with Burst of 4
Page Active
Interrupt Burst, Write-Back
tWR - BANK n
Precharge
tRP - BANK n
READ with Burst of 4
NOP
tRP - BANK m
ADDRESS
BANK n,
COL a
BANK m,
COL d
DQ
DIN
DIN
a
a+1
DOUT
d
DOUT
d+1
NOTE: 1. DQM is LOW.
CAS Latency = 3 (BANK m)
Figure 26
WRITE with AUTO PRECHARGE Interrupted by a READ
T0
T1
T2
T3
T4
T5
T6
T7
CLK
COMMAND
NOP
WRITE - AP
BANK n
NOP
NOP
BANK n
Internal
States
BANK m
Page Active
WRITE with Burst of 4
Page Active
WRITE - AP
NOP
NOP
NOP
BANK m
Interrupt Burst, Write-Back
tWR - BANK n
Precharge
tRP - BANK n
t WR - BANK m
WRITE with Burst of 4
Write-Back
ADDRESS
DQ
BANK n,
COL a
DIN
a
DIN
a+1
DIN
a+2
BANK m,
COL d
DIN
d
DIN
d+1
DIN
d+2
DIN
d+3
NOTE: 1. DQM is LOW.
DON’T CARE
Figure 27
WRITE with AUTO PRECHARGE Interrupted by a WRITE
16Mb: x16 IT SDRAM
16MSDRAMx16IT.p65 – Rev. 5/99
24
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©1999, Micron Technology, Inc.
Share Link: 