ST10F273 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST10F273

16-bit MCU with 512 Kbyte Flash memory and 36 Kbyte RAM

STMicroelectronics 

Internal Flash memory

ST10F273

5.4.2 Flash control register 0 high

The Flash Control Register 0 High (FCR0H) together with the Flash Control Register 0 Low

(FCR0L) is used to enable and to monitor all the write operations on the IFlash. The user

has no access in write mode to the Test-Flash (B0TF). Besides, Test-Flash block is seen by

the user in Bootstrap mode only.

FCR0H (0x0E 0002)

FCR

Reset Value: 0000h

15

14

13

12

11 10 9 8

7

6543210

WMS SUSP WPG DWPG SER reserved SPR SMOD

reserved

RW RW RW RW RW

RW RW

Table 8.

Bit

SMOD

Flash control register 0 high

Function

This must be set before every Write Operation except for writing in the Flash Non Volatile

Protection Registers, SMOD is automatically reset at the end of the Write Operation.

SPR

SER

Set protection

This bit must be set to select the Set Protection operation. The Set Protection operation allows to

program 0s in place of 1s in the Flash Non Volatile Protection Registers. The Flash Address in

which to program must be written in the FARH/L registers, while the Flash Data to be programmed

must be written in the FDR0H/L before starting the execution by setting bit WMS. A sequence error

is flagged by bit SEQER of FER if the address written in FARH/L is not in the range 0x0EDFB0-

0x0EDFBF. SPR bit is automatically reset at the end of the Set Protection operation.

Sector erase

This bit must be set to select the Sector Erase operation in the Flash modules. The Sector Erase

operation allows to erase all the Flash locations to value 0xFF. From 1 to all the sectors of the

same bank (excluded Test-Flash for Bank B0) can be selected to be erased through bits BxFy of

FCR1H/L registers before starting the execution by setting bit WMS. It is not necessary to pre-

program the sectors to 0x00, because this is done automatically. SER bit is automatically reset at

the end of the Sector Erase operation.

DWPG

WPG

Double word program

This bit must be set to select the Double Word (64 bits) Program operation in the Flash module.

The Double Word Program operation allows to program 0s in place of 1s. The Flash Address in

which to program (aligned with even words) must be written in the FARH/L registers, while the 2

Flash Data to be programmed must be written in the FDR0H/L registers (even word) and FDR1H/L

registers (odd word) before starting the execution by setting bit WMS. DWPG bit is automatically

reset at the end of the Double Word Program operation.

Word program

This bit must be set to select the Word (32 bits) Program operation in the Flash module. The Word

Program operation allows to program 0s in place of 1s. The Flash Address to be programmed must

be written in the FARH/L registers, while the Flash Data to be programmed must be written in the

FDR0H/L registers before starting the execution by setting bit WMS. WPG bit is automatically reset

at the end of the Word Program operation.

30/179

Share Link: