SST25VF016B View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

SST25VF016B

16 Mbit SPI Serial Flash

Microchip Technology 

SST25VF016B

4.4.6

HARDWARE END-OF-WRITE

DETECTION

The Hardware End-of-Write detection method elimi-

nates the overhead of polling the Busy bit in the Soft-

ware Status Register during an AAI Word program

operation. The 8-bit command, 70H, configures the

Serial Output (SO) pin to indicate Flash Busy status

during AAI Word programming. (see Figure 4-6) The 8-

bit command, 70H, must be executed prior to initiating

an AAI Word-Program instruction. Once an internal

programming operation begins, asserting CE# will

immediately drive the status of the internal flash status

on the SO pin. A ‘0’ indicates the device is busy and a

‘1’ indicates the device is ready for the next instruction.

De-asserting CE# will return the SO pin to tri-state.

While in AAI and Hardware End-of-Write detection

mode, the only valid instructions are AAI Word (ADH)

and WRDI (04H).

To exit AAI Hardware End-of-Write detection, first exe-

cute WRDI instruction, 04H, to reset the Write-Enable-

Latch bit (WEL=0) and AAI bit. Then execute the 8-bit

DBSY command, 80H, to disable RY/BY# status during

the AAI command. See Figures 4-7 and 4-8.

FIGURE 4-6:

ENABLE SO AS HARDWARE RY/BY# DURING AAI PROGRAMMING

CE#

MODE 3

SCK MODE 0

0 1 2345 6 7

FIGURE 4-7:

SI

70

MSB

SO

HIGH IMPEDANCE

1271 EnableSO.0

DISABLE SO AS HARDWARE RY/BY# DURING AAI PROGRAMMING

CE#

MODE 3

SCK MODE 0

0 1 2345 6 7

SI

80

MSB

SO

HIGH IMPEDANCE

1271 DisableSO.0

 2015 Microchip Technology Inc.

Downloaded from: http://www.datasheetcatalog.com/

DS20005044C-page 11

Share Link: