MPC8541CPXAJD(2006) View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

Manufacturer

MPC8541CPXAJD
(Rev.:2006)

PowerQUICC™ III Integrated Communications Processor Hardware Specifications

Freescale Semiconductor 

RESET Initialization

4.3 Real Time Clock Timing

Table 8 provides the real time clock (RTC) AC timing specifications.

Table 8. RTC AC Timing Specifications

Parameter/Condition

RTC clock high time

RTC clock low time

Symbol

tRTCH

tRTCL

Min

2x

tCCB_CLK

2x

tCCB_CLK

Typical

—

—

Max

—

—

Unit

Notes

ns

ns

5 RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements of

the MPC8541E. Table 9 provides the RESET initialization AC timing specifications.

Table 9. RESET Initialization Timing Specifications

Parameter/Condition

Min

Max

Unit

Notes

Required assertion time of HRESET

100

—

μs

Minimum assertion time for SRESET

512

—

SYSCLKs

1

PLL input setup time with stable SYSCLK before HRESET

100

—

μs

negation

Input setup time for POR configs (other than PLL config) with

4

respect to negation of HRESET

—

SYSCLKs

1

Input hold time for POR configs (including PLL config) with

2

respect to negation of HRESET

—

SYSCLKs

1

Maximum valid-to-high impedance time for actively driven POR

—

configs with respect to negation of HRESET

5

SYSCLKs

1

Notes:

1. SYSCLK is identical to the PCI_CLK signal and is the primary clock input for the MPC8541E. See the MPC8555E

PowerQUICC™ III Integrated Communications Processor Reference Manual for more details.

Table 10 provides the PLL and DLL lock times.

Table 10. PLL and DLL Lock Times

Parameter/Condition

Min

Max

Unit

Notes

PLL lock times

—

100

μs

DLL lock times

7680

122,880

CCB Clocks

1, 2

Notes:

1. DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio results in the

minimum and an 8:1 ratio results in the maximum.

2. The CCB clock is determined by the SYSCLK × platform PLL ratio.

MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4

14

Freescale Semiconductor

Share Link: