DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NT5CB128M8DN View Datasheet(PDF) - Nanya Technology

Part Name
Description
Manufacturer
NT5CB128M8DN
Nanya
Nanya Technology Nanya
NT5CB128M8DN Datasheet PDF : 138 Pages
First Prev 121 122 123 124 125 126 127 128 129 130 Next Last
NT5CB128M8DN/NT5CB64M16DP
NT5CC128M8DN/NT5CC64M16DP
1Gb DDR3 D-die SDRAM
entry to exit timing
Valid Clock Requirement after Self
Refresh Entry (SRE)
or Power-Down Entry (PDE)
tCKSRE
tCKESRmax.: -
tCKSREmin.: max(5 nCK, 10 ns)
tCKSREmax.: -
Valid Clock Requirement before Self
Refresh Exit (SRX)
tCKSRX
or Power-Down Exit (PDX) or Reset Exit
tCKSRXmin.: max(5 nCK, 10 ns)
tCKSRXmax.: -
Power Down Timings
Exit Power Down with DLL on to any valid
command;
Exit Precharge Power Down with DLL tXP
frozen to commands
not requiring a locked DLL
tXPmin.: max(3nCK, 6ns)
tXPmax.: -
Exit Precharge Power Down with DLL
frozen to commands
requiring a locked DLL
tXPDLL
tXPDLLmin.: max(10nCK, 24ns)
tXPDLLmax.: -
CKE minimum pulse width
tCKE
Command pass disable delay
tCPDED
Power Down Entry to Exit Timing
tPD
Timing of ACT command to Power Down
entry
tACTPDEN
Timing of PRE or PREA command to
Power Down entry
tPRPDEN
Timing of RD/RDA command to Power
Down entry
tRDPDEN
Timing of WR command to Power Down
entry
tWRPDEN
(BL8OTF, BL8MRS, BC4OTF)
Timing of WRA command to Power Down
entry
tWRAPDEN
(BL8OTF, BL8MRS, BC4OTF)
Timing of WR command to Power Down
entry (BC4MRS)
tWRPDEN
Timing of WRA command to Power Down
entry
tWRAPDEN
(BC4MRS)
Timing of REF command to Power Down
entry
tREFPDEN
Timing
entry
of
MRS
command
to
Power
Down
tMRSPDEN
ODT Timings
ODT turn on Latency
ODTLon
ODT turn off Latency
ODTLoff
tCKEmin.: max(3nCK ,5ns)
tCKEmax.: -
tCPDEDmin.: 2
tCPDEDmin.: -
tPDmin.: tCKE(min)
tPDmax.: 9*tREFI
tACTPDENmin.: 1, (2 for 2133)
tACTPDENmax.: -
tPRPDENmin.: 1 (2 for 2133)
tPRPDENmax.: -
tRDPDENmin.: RL+4+1
tRDPDENmax.: -
tWRPDENmin.: WL + 4 + (tWR /
tCK(avg))
tWRPDENmax.: -
tWRAPDENmin.: WL+4+WR+1
tWRAPDENmax.: -
tWRPDENmin.: WL + 2 + (tWR /
tCK(avg))tWRPDENmax.: -
tWRAPDENmin.: WL + 2 +WR + 1
tWRAPDENmax.: -
tREFPDENmin.: 1 (2 for 2133)
tREFPDENmax.: -
tMRSPDENmin.: tMOD(min)
tMRSPDENmax.: -
WL-2=CWL+AL-2
WL-2=CWL+AL-2
ODT high time without write command or
with write command and BC4
ODTH4
ODTH4min.: 4
ODTH4max.: -
ODT high time with Write command and
BL8
Asynchronous RTT turn-on delay
(Power-Down with DLL frozen)
Asynchronous RTT turn-off delay
(Power-Down with DLL frozen)
RTT turn-on
RTT_Nom and RTT_WR turn-off time
from ODTLoff reference
RTT dynamic change skew
Write Leveling Timings
First DQS/DQS# rising edge after
ODTH8
tAONPD
tAOFPD
tAON
tAOF
tADC
tWLMRD
ODTH8min.: 6
ODTH8max.: -
2
8.5
2
8.5
2
8.5
-225 225
0.3
0.7
0.3
0.7
2
8.5
-195 195
0.3
0.7
0.3
0.7
40
-
40
-
2
8.5
2
8.5
-180 180
0.3 0.7
0.3 0.7
40
-
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
nCK ʳ
ʳ
ʳ
nCK ʳ
nCK ʳ
nCK ʳ
nCK ʳ
nCK ʳ
nCK ʳ
nCK ʳ
nCK ʳ
ʳ
ʳ
nCK ʳ
nCK
nCK
nCK ʳ
ns
ʳ
ns
ʳ
ps
ʳ
tCK(avg) ʳ
tCK(avg) ʳ
nCK ʳ
REV 1.2
May. 2011
CONSUMER DRAM
© NANYA TECHNOLOGY CORP.
All rights reserved
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]