RM7065A-350T View Datasheet(PDF) - PMC-Sierra
Part Name
Description
Manufacturer
RM7065A-350T Datasheet PDF : 52 Pages
| |||
RM7065A™ Microprocessor with On-Chip Secondary Cache Data Sheet
Preliminary
4 Hardware Overview
The RM7065A offers a high-level of integration targeted at high-performance embedded
applications. The key elements of the RM7065A are described throughout this section.
4.1 CPU Registers
The RM7065A CPU contains 32 general purpose registers (GPR), two special purpose registers
for integer multiplication and division, and a program counter; there are no condition code bits.
Figure 2 shows the user visible state.
Figure 2 CP0 Registers
General Purpose Registers
63
0
0
r1
r2
•
•
•
•
r29
r30
r31
Multiply/Divide Registers
63
0
HI
63
0
LO
Program Counter
63
0
PC
4.2 Superscalar Dispatch
The RM7065A incorporates a superscalar dispatch unit that allows it to issue up to two
instructions per cycle. For purposes of instruction issue, the RM7065A defines four classes of
instructions: integer, load/store, branches, and floating-point. There are two logical pipelines, the
function, or F, pipeline and the memory, or M, pipeline. Note however that the M pipe can execute
integer as well as memory type instructions.
Table 1 Instruction Issue Rules
F Pipe
M Pipe
one of:
one of:
integer, branch, floating-point, integer, load/store
integer mul, div
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
12
Document ID: PMC-2010145, Issue 2
Share Link: 